Ambipolar field-effect transistor (FET) devices were fabricated with a heterostructure of C 60 and pentacene, and their p-and n-channel field-effect mobilities were studied as a 
Introduction
Field-effect transistors (FETs) with thin films of fullerenes have been extensively studied owing to their potential applications towards next-generation electronic devices [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . The fullerene FET device, first fabricated with thin films of C 60 by Haddon et al. [1] , showed n-channel properties with a field-effect mobility μ of 0.08 -0.30 cm 2 V -1 s -1 , and it was raised to 0.56 cm 2 V -1 s -1 by a recent measurement of FET-properties under 10 -9 Torr [4] . The highest μ value among the p-channel FETs with thin-films of organic molecules is 1.5 cm 2 V -1 s -1 in a pentacene FET [11] .
A combination of two independent C 60 and pentacene FET devices led to a complimentary metal-oxide-semiconductor (CMOS) inverter circuit [5] . The CMOS circuits are incorporated into various types of chips such as memories and microprocessors owing to their low-power consumption, good-noise margin and ease of design [12, 13] . The importance of CMOS logic gate circuits lies in the FET devices with thin films of organic molecules, which enable realization of computer chips with flexibility, portability, and shock-resistance. An ambipolar FET device with a heterostructure of C 60 and pentacene that we have recently fabricated showed μ values as high as 10 -3 -10 -2 cm 2 V -1 s -1 [10] . For further application of these CMOS circuits, simpler and easier processes for fabrication are needed, and one of the possibilities is a proper use of ambipolar FET devices as their components, because such a circuit can be realized with only one type of ambipolar FET device.
The present letter reports on our measurement of the dependence of the μ values on the thickness of pentacene thin-films in C 60 /pentacene heterostructure FET devices in order to 2 clarify the relationship between the device structure and the ambipolar properties.
Furthermore, we have fabricated a CMOS inverter circuit by integration of two ambipolar FETs on SiO 2 /Si substrate to study the output characteristics of the inverter circuit based on their FET properties.
Experimental
Schematic representations of heterostructure FET devices of C 60 and pentacene are shown in Fig. 1 . All FET devices fabricated take the middle-contact device structure.
Details of fabrication of the FET device were described elsewhere [10] . The channel length L and the channel width W of the device were 30 and 2500 μm, respectively. The characteristics of the FET devices and CMOS inverter circuit were measured at 10 -6 Torr and 300 K. The FET properties were measured in the p-and n-channel measurement modes shown in Fig. 2 cm 2 V -1 s -1 , respectively, using the general formula for the linear region [13] . Thus, the ambipolar FET properties are observed in the device structure shown in Fig. 1 (a).
The energy levels of Au/pencene/C 60 , shown in Fig. 3 (a), are drawn following Refs.
[14] and [15] . The Fermi level, ε F , is very close to the valence band of pentacene, while the ε F is also close to that of the conduction band of C 60 . Therefore, the injection probability of the hole in pentacene should be higher than that of electron, leading to the p-type behavior in the pentacene thin-films. On the other hand, the injection probability of electron in C 60
should be higher than that of the hole. This leads to the n-type behavior in the C 60 thin-films.
Consequently, the ambipolar FET property in the C 60 /penetacene heteostructure FET device originates from the n-channel conduction in the C 60 thin-films and the p-channel conduction in the pentacene thin-films.
The pentacene/C 60 FET device ( Fig. 1(b) ) also exhibited ambipolar FET properties after annealing. The μ p and μ n values were 3.1× 10 This μ p value of the present FET device was smaller by three orders of magnitude than that in the FET device shown in Fig. 1(a) . This observation can be accounted for by the fact that 4 the bottom-contact type pentacene FET exhibits lower FET properties than the top contact-type FET.
3.2.
Thickness dependence of μ p and μ n in C 60 /pentacene heterostructure FET device
The dependences of μ p and μ n on the thickness of pentacene in the C 60 /pentacene heterostructure FET device ( Fig. 1(a) ) are shown in Fig. 3(b) ; the thickness of C 60 thin-films was fixed to 80 nm for all the samples. The FET devices without annealing showed only p-channel properties, and the μ p was independent of the thickness of the pentacene thin-film. The μ p for the FET devices with smaller thickness of pentacene than 20 nm decreases rapidly by annealing the device at 120 ˚C for 18 h, as shown in Fig. 3(b) .
This decrease can be explained by the assumption that the pentacene grains are sparsely The μ p value of the FET device after the annealing decreases with decreasing the thickness of pentacene thin-films below 25 nm, as shown in Fig. 3(b) . The μ p value is leveled above 25 nm. The pentacene grains should be more sparsely distributed because of the sublimation caused by the annealing, when the thickness of the pentacene thin-films is decreased. This should lead to the decrease in the μ p value.
The annealing produced the n-channel FET properties in the FET device. The n-channel properties are associated with the C 60 thin-films. The μ n value shows a maximum in the FET device with 25 nm thickness of pentacene, and the μ n decreases by one order of magnitude in the FET device with 17 nm thickness of pentacene. This finding is ascribed to the lowered flatness of interface between the thin-films of pentacene and C 60 owing to the intercalation of pentacene into the spatial sites of the C 60 thin-films. The low flatness should lead to the trapping of electron carriers. On the other hand, the μ n value decreases by one order of magnitude when the thickness of pentacene increases to 40 nm. As seen from Fig. 3(c) , the large accumulation of electron occurs in the channel region of the C 60 thin films caused by a large band bending when the thickness of the pentacene thin-films is small, while only small accumulation of electrons is expected owing to a small band bending when the thickness is larger. If this is the case, the V T in the n-channel operation should increase with increasing thickness of pentacene. In fact, the V T increases from 100 to 180 V with increasing thickness from 25 to 40 nm. Thus, the lowering of the field effect on the C 60 thin-films due to the large thickness of pentacene leads to the decrease in the μ n .
CMOS inverter circuits composed of two C 60 /pentacene heterostructure FET devices
A CMOS inverter circuit was fabricated with two ambipolar C 60 /pentacene FETs ( Fig.   1(a) ). A schematic representation and a picture of the circuit are shown in Figs. 4(a) and (b), respectively. Two FETs are named devices I and II, as shown in Fig. 4(a) . The plots of I D -6 V DS were measured individually for these devices in the normal p-and n-channel measurement modes (Fig. 2(a) ). The μ p and μ n values for device I were 3.1× 10 Fig. 4(c) . The I D -V out plots were obtained from the I D -V DS plots in the p-channel mode for device I, and from the I D -V DS plots in the n-channel mode for device II. The V out -V in plot (Fig. 5(a) ) can be predicted for this inverter circuit from the intercepts of the I D -V out plots (Fig. 4(c) ) for these devices at the same V in value. The predicted I D -V out plot ( Fig. 5(a) ) shows a rapid decrease in V out at high V in .
As shown in Fig. 4(a) , the source of device II is grounded, while that of device I is connected to a power supply, V DD , of 120 V. The experimental output characteristics shown in Fig. 5(b) were measured by the way represented in Fig. 4(a) . The consistency between the predicted (Fig. 5(a) ) and the experimental (Fig. 5(b) ) output characteristics implies that these two FET devices operate properly in this CMOS circuit. The V out value of 90 V at V ≈ in < 80 V was observed, while the V out of ~30 V was observed at V in > 90 V. Thus, no vanishing of V out was observed in this CMOS circuit even at high V in . This feature can be ascribed to the fact that neither device I nor II is ever fully switched off because the CMOS circuit consists of two ambipolar FETs, as in the CMOS circuits reported in Ref. [7] . The 
